GPU STA Engineer

Recruitment Consultant

Liam Geary

Contact Details

lg@eu-recruit.com +44 (0)330 335 2402

Posted

18 days ago

GPU STA Engineer
This team is responsible for evaluating block-level and top-level timing to ensure optimal performance and power efficiency in advanced GPUs. As a GPU STA Engineer, you will conduct static timing analysis on synthesized and PNR netlists, provide feedback to RTL and Physical Design teams to improve PPA, collaborate with cross-functional teams to meet timing constraints, and implement timing ECOs to resolve violations. Your role is crucial in developing high-performance, low-power graphics solutions that drive the future of technology.

You Will Be Responsible For

You will be member of team developing chip signoff methodology and flow:

Enhancing STA and PDN / Timing technologies for design closure methodology with unique challenges driven by Low power architecture, Si Variation, Low voltage operation and other challenges.
Driving accuracy of timing closure and static/dynamic flows to reduce turn around time
Statistical analysis techniques Moments, LVF models generation and qualification
Automation for timing and power data mining and processing
Participating in project proposal development including key milestones and deliverables
Executing and deliver project goals in a timely manner with production support
Resolving issues in all phases of development to assure smooth project execution

We Would Love To See

Expertise in Primetime, Primeshield and Tempus based, hierarchical analysis for large SoCs
Expertise in Redhawk SC for flow development of static/dynamic/DVD
Hands on Tweaker, Tempus ECO and PTECO for timing closure
Highly Proficient in Python, TCL and Perl
Interest in Design for Parametric Yield is an added advantage.
Comfortable with extraction, simulation tools and environments is a plus
Excellent problem-solving skills and results-driven, able to work and drive practical solutions under research environment.
Good communication skill and personal skills in a multi-disciplinary, fast-paced engineering environment
Minimum Qualification Master’s of Computer Engineering or Electrical Engineering
3+ years industrial work experience

Industry

Semiconductor

Contract Type

Permanent

Location

Ireland

Work Model

On-Site

Apply for a vacancy

Apply Now

By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.

For more information, please refer to our
Privacy Notice

Name

Phone

Location

Message

Upload CV:

Choose file

Formats: Word, PDF (max. size: 20MB)

Subscribe for industry highlights.

Send Application

GPU STA Engineer

Apply Now

Other relevant jobs

Senior Power Electronics Engineer

GPU Algorithm Engineer

Analog/Mixed-Signal IC design Director

RF Systems Engineer

Silicon Application Engineer

Silicon Validation Engineer

Reliability & Test Technician

GPU Design Verification Engineer

IT On-Site Support Engineer

Optoelectronic High-Speed Design Engineer

IAM Senior Developer

Head of Verification

FPGA Design Engineer

Principal Mixed Signal Engineer

Analog Design Manager

GPU STA Engineer

Analog Mixed Signal Design Engineer

Quality Engineer

CPU Architect – Hardware

Senior Systems Engineer

Field Service Engineer – Italy

GPU CAD Flow Methodology Engineer

Inertial Sensor Expert

Time Series Data Analysis Based on Large Language Model (LLM) Engineer

Technology Planning Engineer

SoC Architect

Electronics Engineer

System Software Engineer – Networking

Sr Verification Engineer

COMPILER ENGINEER FOR RISC-V CORES

CAD Front End Engineer

GPU Digital Design Engineer

Senior Silicon Integration Engineer

Senior Sales Manager Digital Signage (Micro LED display) in Europe.

Digital IC Design Technical Leader

Physical Design Engineer

System Validation Engineer

Board Level Multi-Physical System Engineer

Digital Verification Engineer

GPU Design Verification Team Lead

System SW Engineer

Back-End Technical Leader

Senior Labview Engineer

Digital Verification Engineer

Senior High-Speed Signal Integrity Engineers

Business Process Analyst

Staff / Senior Staff ATE Test Engineer

PCB Designer Engineers

Account Manager

Sr. IC Digital Verification Engineer

Verification Engineer (Contract)

Senior SW Engineer

Principal Photonics Process Integration Expert

Digital IC Design Engineer

CPU/NPU Performance Projection & Simulation Engineer

Board Level Multi-Physical System Engineer

Splunk System Architect

Junior Physical Design Engineer

Hardware Engineer – PIM

Senior Process Engineer – Silicon Integrated Photonics

Sr. Staff Mixed-Signal Design/Verification Engineer

Senior SerDes System Engineer

DFT Team Leader / Tech Lead

Analog Layout Engineer

Validation Engineer

Equipment Engineer

Laboratory Director

FPGA/ASIC Engineer

FPGA/ASIC Engineer

Principal Engineer in Package Electromagnetic Simulations and Design

Principal Engineer in Package Electromagnetic Simulations and Design

ServiceNow Design Developer

ServiceNow Design Developer

Security Engineer – Secure Boot

Security Engineer – Secure Boot

Senior Epitaxy Scientist

Senior Epitaxy Scientist