Senior ASIC EDA Workflow Engineer

Recruitment Consultant

Chris Canneaux

Contact Details

ccanneaux@eu-recruit.com +44 (0)330 335 2350

Posted

1 month ago

Senior ASIC EDA Workflow Engineer
Location: San Jose, CA (or Remote)

About the Company:
We are a cutting-edge technology startup specializing in high-performance, low-power AI solutions. Focused on driving innovation in multimodal generative AI, our mission is to enable inference acceleration at scale across various industries. With headquarters in the US and Europe, we are well-funded and operate in a fast-paced environment, prioritizing employee well-being and fostering a supportive, inspiring workplace. We offer competitive compensation, a comprehensive benefits package, and a commitment to a balanced work-life experience.

The Opportunity:
In this hands-on leadership role, you will manage EDA tools and engineering workflows for AI inference acceleration products. As a senior member of the ASIC team, you will guide and collaborate closely with engineers to innovate and enhance workflows in a dynamic development environment that incorporates tools from industry-leading EDA providers, as well as internally developed solutions. You will drive optimization and exploration of new tools and technologies, contributing to high-performance systems to support the company’s next generation of products.

Key Responsibilities:

Lead EDA workflow development and assist in improving efficiency across the ASIC design and verification lifecycle.
Work with programming and automation languages like SystemVerilog, C/C++, Perl, TCL, and Python to create scripts for task automation and HDL code generation.
Support onboarding and workflow assistance for ASIC engineers, including EDA tool management and troubleshooting with vendors.
Drive project generation for tasks such as build automation, testing, and packaging, using tools like CMake, GNU Make, and/or Ninja.
Oversee CI/CD practices and support Linux-based EDA tools in a cloud development environment.
Collaborate across a global engineering team with strong analytical and interpersonal skills.

What You’ll Bring:

10+ years of hands-on experience in ASIC engineering, especially in VLSI/SoC design.
Proficiency with EDA tool suites from major vendors for physically-aware synthesis, RTL simulation, structural analysis, and linting.
Strong scripting, debugging, and system administration experience within Linux.
Familiarity with cloud-based DevOps and infrastructure-as-code practices.
Degree in Computer Science, Computer Engineering, Electrical Engineering or a related field.

Industry

Semiconductor

Contract Type

Permanent

Location

United States

Work Model

On-Site

Apply for a vacancy

Apply Now

By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.

For more information, please refer to our
Privacy Notice

Name

Phone

Location

Message

Upload CV:

Choose file

Formats: Word, PDF (max. size: 20MB)

Subscribe for industry highlights.

Send Application

Senior ASIC EDA Workflow Engineer

Apply Now

Other relevant jobs

SoC Architect

Senior ASIC EDA Workflow Engineer

Electrical Engineer

Field Application Engineer

Software Verification System Team Lead

Microfabrication Technician

Senior CPU/NPU Performance Workload Modeling Technical Expert

System Software Engineer – BSP

Senior EVA/Video Design Verification Engineer

Staff ASIC Design Engineer – RTL & Constraints

Principal ASIC Design Engineer – Processor Sub-System

Business Development / Field Application Engineering Manager

Senior Power Electronics Engineer

GPU Algorithm Engineer

Analog/Mixed-Signal IC design Director

RF Systems Engineer

Silicon Application Engineer

Silicon Validation Engineer

Reliability & Test Technician

GPU Design Verification Engineer

IT On-Site Support Engineer

Optoelectronic High-Speed Design Engineer

IAM Senior Developer

Head of Verification

FPGA Design Engineer

Principal Mixed Signal Engineer

Analog Design Manager

GPU STA Engineer

Analog Mixed Signal Design Engineer

Quality Engineer

CPU Architect – Hardware

Senior Systems Engineer

Field Service Engineer – Italy

GPU CAD Flow Methodology Engineer

Inertial Sensor Expert

Time Series Data Analysis Based on Large Language Model (LLM) Engineer

Technology Planning Engineer

SoC Architect

Electronics Engineer

System Software Engineer – Networking

Sr Verification Engineer

COMPILER ENGINEER FOR RISC-V CORES

CAD Front End Engineer

GPU Digital Design Engineer

Senior Silicon Integration Engineer

Senior Sales Manager Digital Signage (Micro LED display) in Europe.

Digital IC Design Technical Leader

Physical Design Engineer

System Validation Engineer

Board Level Multi-Physical System Engineer

Digital Verification Engineer

GPU Design Verification Team Lead

System SW Engineer

Back-End Technical Leader

Senior Labview Engineer

Digital Verification Engineer

Senior High-Speed Signal Integrity Engineers

Business Process Analyst

Staff / Senior Staff ATE Test Engineer

PCB Designer Engineers

Account Manager

Sr. IC Digital Verification Engineer

Verification Engineer (Contract)

Senior SW Engineer

Principal Photonics Process Integration Expert

Digital IC Design Engineer

CPU/NPU Performance Projection & Simulation Engineer

Board Level Multi-Physical System Engineer

Splunk System Architect

Junior Physical Design Engineer

Hardware Engineer – PIM

Senior Process Engineer – Silicon Integrated Photonics

Sr. Staff Mixed-Signal Design/Verification Engineer

Senior SerDes System Engineer

DFT Team Leader / Tech Lead

Analog Layout Engineer

Validation Engineer