Senior CPU/NPU Performance Workload Modeling Technical Expert

Recruitment Consultant

Jet Dela Cruz

Contact Details

jet@eu-recruit.com +44 (0)330 052 2459

Posted

1 month ago

You will be joining a world-leading technology company at their labs Cambridge.

Responsibilities

Serve as a senior Technical Expert with extensive experience in workload modeling and CPU/NPU architecture.
Play a crucial role in a team focused on cutting-edge CPU/NPU development. Plan and implement tool systems for architectural exploration and performance analysis.
Drive vertical integration of software and hardware, and plan software/hardware co-optimization features for next-generation processors
Leverage a deep understanding of CPU/NPU architecture and workload extraction to enhance system design
Apply expertise in compiler technology, binary analysis, and software/hardware co-optimization to optimize processor performance.

Qualifications

Extensive industry experience in workload modeling and CPU/NPU architecture development.
Proficiency in performance forecasting and architectural exploration utilizing SoC simulators.
Expertise in developing Slicing Tools.
Ability to develop and utilize performance simulators, including GEM5 (O3 model), Sniper, among others.
Proficient in benchmark analysis and profiling.
Familiarity with tools such as QEMU and DynamoRIO (or x86 PIN).
Strong grasp of binary analysis techniques and software/hardware co-optimization strategies.

Benefits

Annual Bonus
Relocation Package
Lunch Vouchers
Equipment (laptop, etc.)

Industry

Semiconductor

Contract Type

Permanent

Location

United Kingdom

Work Model

On-Site

Apply for a vacancy

Apply Now

By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.

For more information, please refer to our
Privacy Notice

Name

Phone

Location

Message

Upload CV:

Choose file

Formats: Word, PDF (max. size: 20MB)

Subscribe for industry highlights.

Send Application

Other relevant jobs

Posted 1 month ago

Senior CPU/NPU Performance Workload Modeling Technical Expert

Apply Now

Other relevant jobs

SoC Architect

Senior ASIC EDA Workflow Engineer

Electrical Engineer

Field Application Engineer

Software Verification System Team Lead

Microfabrication Technician

Senior CPU/NPU Performance Workload Modeling Technical Expert

System Software Engineer – BSP

Senior EVA/Video Design Verification Engineer

Staff ASIC Design Engineer – RTL & Constraints

Principal ASIC Design Engineer – Processor Sub-System

Business Development / Field Application Engineering Manager

Senior Power Electronics Engineer

GPU Algorithm Engineer

Analog/Mixed-Signal IC design Director

RF Systems Engineer

Silicon Application Engineer

Silicon Validation Engineer

Reliability & Test Technician

GPU Design Verification Engineer

IT On-Site Support Engineer

Optoelectronic High-Speed Design Engineer

IAM Senior Developer

Head of Verification

FPGA Design Engineer

Principal Mixed Signal Engineer

Analog Design Manager

GPU STA Engineer

Analog Mixed Signal Design Engineer

Quality Engineer

CPU Architect – Hardware

Senior Systems Engineer

Field Service Engineer – Italy

GPU CAD Flow Methodology Engineer

Inertial Sensor Expert

Time Series Data Analysis Based on Large Language Model (LLM) Engineer

Technology Planning Engineer

SoC Architect

Electronics Engineer

System Software Engineer – Networking

Sr Verification Engineer

COMPILER ENGINEER FOR RISC-V CORES

CAD Front End Engineer

GPU Digital Design Engineer

Senior Silicon Integration Engineer

Senior Sales Manager Digital Signage (Micro LED display) in Europe.

Digital IC Design Technical Leader

Physical Design Engineer

System Validation Engineer

Board Level Multi-Physical System Engineer

Digital Verification Engineer

GPU Design Verification Team Lead

System SW Engineer

Back-End Technical Leader

Senior Labview Engineer

Digital Verification Engineer

Senior High-Speed Signal Integrity Engineers

Business Process Analyst

Staff / Senior Staff ATE Test Engineer

PCB Designer Engineers

Account Manager

Sr. IC Digital Verification Engineer

Verification Engineer (Contract)

Senior SW Engineer

Principal Photonics Process Integration Expert

Digital IC Design Engineer

CPU/NPU Performance Projection & Simulation Engineer

Board Level Multi-Physical System Engineer

Splunk System Architect

Junior Physical Design Engineer

Hardware Engineer – PIM

Senior Process Engineer – Silicon Integrated Photonics

Sr. Staff Mixed-Signal Design/Verification Engineer

Senior SerDes System Engineer

DFT Team Leader / Tech Lead

Analog Layout Engineer

Validation Engineer